Pascal and Francis Bibliographic Databases

Help

Search results

Your search

kw.\*:("multilevel cell")

Publication Year[py]

A-Z Z-A Frequency ↓ Frequency ↑
Export in CSV

Discipline (document) [di]

A-Z Z-A Frequency ↓ Frequency ↑
Export in CSV

Author Country

A-Z Z-A Frequency ↓ Frequency ↑
Export in CSV

Results 1 to 17 of 17

  • Page / 1
Export

Selection :

  • and

Cell-to-Cell Interference Compensation Schemes Using Reduced Symbol Pattern of Interfering Cells for MLC NAND Flash MemoryKIM, Taehyung; KONG, Gyuyeol; XI WEIYA et al.IEEE transactions on magnetics. 2013, Vol 49, Num 6, pp 2569-2573, issn 0018-9464, 5 p., 1Conference Paper

Random telegraph signal in flash memory: Its impact on scaling of multilevel flash memory beyond the 90-nm nodeKURATA, Hideaki; OTSUGA, Kazuo; KOTABE, Akira et al.IEEE journal of solid-state circuits. 2007, Vol 42, Num 6, pp 1362-1369, issn 0018-9200, 8 p.Article

Incomplete Filament Crystallization During Set Operation in PCM CellsMANTEGAZZA, Davide; IELMINI, Daniele; PIROVANO, Agostino et al.IEEE electron device letters. 2010, Vol 31, Num 4, pp 341-343, issn 0741-3106, 3 p.Article

Multilevel Schottky Barrier Nanowire SONOS Memory With Ambipolar n- and p-Channel CellsSHIH, Chun-Hsing; WEI CHANG; WU, Wen-Fa et al.I.E.E.E. transactions on electron devices. 2012, Vol 59, Num 6, pp 1614-1620, issn 0018-9383, 7 p.Article

Design and Characterization of a Multilevel DRAMKOOB, John C; UNG, Sue Ann; COCKBURN, Bruce F et al.IEEE transactions on very large scale integration (VLSI) systems. 2011, Vol 19, Num 9, pp 1583-1596, issn 1063-8210, 14 p.Article

A 70 nm 16 Gb 16-Level-Cell NAND flash MemorySHIBATA, Noboru; MAEJIMA, Hiroshi; KANEBAKO, Kazunori et al.IEEE journal of solid-state circuits. 2008, Vol 43, Num 4, pp 929-937, issn 0018-9200, 9 p.Conference Paper

An overview of logic architectures inside Flash memory devicesSILVAGNI, Andrea; FUSILLO, Giuseppe; RAVASIO, Roberto et al.Proceedings of the IEEE. 2003, Vol 91, Num 4, pp 569-580, issn 0018-9219, 12 p.Article

Multiresistance Characteristics of PCRAM With Ge1Cu2Te3 and Ge2Sb2Te5 FilmsSAITO, Yuta; YUN HEUB SONG; JUNG MIN LEE et al.IEEE electron device letters. 2012, Vol 33, Num 10, pp 1399-1401, issn 0741-3106, 3 p.Article

An asymmetric two-side program with one-side read (ATPOR) device for multibit per cell MLC nitride-trapping flash memoriesWU, Jau-Yi; LEE, Ming-Hsiu; HSU, Tzu-Hsuan et al.I.E.E.E. transactions on electron devices. 2005, Vol 52, Num 12, pp 2648-2653, issn 0018-9383, 6 p.Article

Cascaded multilevel inverter using sub-multilevel cellsBABAEI, Ebrahim; MOHAMMAD FARHADI KANGARLU; SABAHI, Mehran et al.Electric power systems research. 2013, Vol 96, pp 101-110, issn 0378-7796, 10 p.Article

Investigation of maximum current sensing window for two-side operation, four-bit/cell MLC nitride-trapping nonvolatile flash memoriesHSU, Tzu-Hsuan; LEE, Ming-Hsiu; WU, Jau-Yi et al.IEEE electron device letters. 2004, Vol 25, Num 12, pp 795-797, issn 0741-3106, 3 p.Article

High-Speed Multilevel NAND Flash Memory With Tight Vth Distribution Using an Engineered Potential Well and Forward-Bias Adjusted ProgrammingGANG ZHANG; ZHE WU; WON JONG YOO et al.I.E.E.E. transactions on electron devices. 2011, Vol 58, Num 10, pp 3321-3328, issn 0018-9383, 8 p.Article

Scalable Virtual-Ground Multilevel-Cell Floating-Gate Flash MemoryYAMAUCHI, Yoshimitsu; KAMAKURA, Yoshinari; MATSUOKA, Toshimasa et al.I.E.E.E. transactions on electron devices. 2013, Vol 60, Num 8, pp 2518-2524, issn 0018-9383, 7 p.Article

A High-Speed 7.2-ns Read-Write Random Access 4-Mb Embedded Resistive RAM (ReRAM) Macro Using Process-Variation-Tolerant Current-Mode Read SchemesCHANG, Meng-Fan; SHEU, Shyh-Shyuan; CHEN, Frederick T et al.IEEE journal of solid-state circuits. 2013, Vol 48, Num 3, pp 878-891, issn 0018-9200, 14 p.Article

Estimation of amorphous fraction in multilevel phase-change memory cellsPAPANDREOU, N; PANTAZI, A; SEBASTIAN, A et al.Solid-state electronics. 2010, Vol 54, Num 9, pp 991-996, issn 0038-1101, 6 p.Conference Paper

A 1.8-V 256-Mb multilevel cell NOR flash memory with BGO functionOGURA, Taku; HOSODA, Masahird; OGAWA, Tomoya et al.IEEE journal of solid-state circuits. 2006, Vol 41, Num 11, pp 2589-2600, issn 0018-9200, 12 p.Article

P-Channel Nonvolatile Flash Memory With a Dopant-Segregated Schottky-Barrier Source/DrainCHOI, Sung-Jin; HAN, Jin-Woo; MOON, Dong-Il et al.I.E.E.E. transactions on electron devices. 2010, Vol 57, Num 8, pp 1737-1742, issn 0018-9383, 6 p.Article

  • Page / 1